SCDNG PELER
Server IP : 162.241.126.129  /  Your IP : 18.222.119.143
Web Server : Apache
System : Linux 162-241-126-129.cprapid.com 4.18.0-477.27.2.el8_8.x86_64 #1 SMP Fri Sep 29 08:21:01 EDT 2023 x86_64
User : rvway5nu4 ( 1018)
PHP Version : 7.4.33
Disable Function : NONE
MySQL : OFF  |  cURL : ON  |  WGET : ON  |  Perl : ON  |  Python : ON  |  Sudo : ON  |  Pkexec : ON
Directory :  /usr/share/mime/text/

Upload File :
current_dir [ Writeable ] document_root [ Writeable ]

 

Command :


[ HOME ]     

Current File : /usr/share/mime/text/x-svhdr.xml
<?xml version="1.0" encoding="utf-8"?>
<mime-type xmlns="http://www.freedesktop.org/standards/shared-mime-info" type="text/x-svhdr">
  <!--Created automatically by update-mime-database. DO NOT EDIT!-->
  <comment>SystemVerilog header</comment>
  <comment xml:lang="bg">Заглавен файл — SystemVerilog</comment>
  <comment xml:lang="ca">capçalera de SystemVerilog</comment>
  <comment xml:lang="cs">záhlaví SystemVerilog</comment>
  <comment xml:lang="da">SystemVerilog-teksthoved</comment>
  <comment xml:lang="de">SystemVerilog-Header</comment>
  <comment xml:lang="el">Κεφαλίδα SystemVerilog</comment>
  <comment xml:lang="en_GB">SystemVerilog header</comment>
  <comment xml:lang="es">cabeceras de SystemVerilog</comment>
  <comment xml:lang="eu">SystemVerilog goiburua</comment>
  <comment xml:lang="fi">SystemVerilog-otsake</comment>
  <comment xml:lang="fr">en-tête </comment>
  <comment xml:lang="ga">ceanntásc SystemVerilog</comment>
  <comment xml:lang="gl">Cabeceiras de SystemVerilog</comment>
  <comment xml:lang="he">כותרת SystemVerilog</comment>
  <comment xml:lang="hr">SystemVerilog zaglavlje</comment>
  <comment xml:lang="hu">SystemVerilog fejléc</comment>
  <comment xml:lang="ia">Capite SystemVerilog</comment>
  <comment xml:lang="id">Header SystemVerilog</comment>
  <comment xml:lang="it">Header SystemVerilog</comment>
  <comment xml:lang="ja">SystemVerilog ヘッダー</comment>
  <comment xml:lang="kk">SystemVerilog тақырыптамасы</comment>
  <comment xml:lang="ko">SystemVerilog 헤더</comment>
  <comment xml:lang="lv">SystemVerilog galvene</comment>
  <comment xml:lang="nl">SystemVerilog header</comment>
  <comment xml:lang="oc">entèsta SystemVerilog</comment>
  <comment xml:lang="pl">Nagłówek SystemVerilog</comment>
  <comment xml:lang="pt">cabeçalho SystemVerilog</comment>
  <comment xml:lang="pt_BR">Cabeçalho de SystemVerilog</comment>
  <comment xml:lang="ru">Заголовочный файл SystemVerilog</comment>
  <comment xml:lang="sk">Hlavičky SystemVerilog</comment>
  <comment xml:lang="sl">Datoteka glave SystemVerilog</comment>
  <comment xml:lang="sr">заглавље Система Верилога</comment>
  <comment xml:lang="sv">SystemVerilog-headerfil</comment>
  <comment xml:lang="tr">SystemVerilog başlığı</comment>
  <comment xml:lang="uk">заголовки SystemVerilog</comment>
  <comment xml:lang="zh_CN">SystemVerilog 头文件</comment>
  <comment xml:lang="zh_TW">SystemVerilog 標頭</comment>
  <sub-class-of type="text/x-verilog"/>
  <glob pattern="*.svh"/>
</mime-type>

Anon7 - 2022
SCDN GOK